


**INFORMATION DISCLOSURE
CITATION**

(Use several sheets if necessary)

ATTY. DOCKET NO.

550-242

SERIAL NO.

09/887,559

APPLICANT

NEVILL et al.

FILING DATE

June 25, 2001

TC/A.U.

2183

U.S. PATENT DOCUMENTS

*EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
<i>AL</i>	5,805,895	9/1998	Breternitz			
<i>AL</i>	3,955,180	5/1976	Hirtle			
<i>id</i>	5,970,242	10/1999	O'Connor			
<i>AL</i>	5,826,089	10/1998	Ireton			
<i>AL</i>	5,875,336	2/1999	Dickol			
<i>AL</i>	5,953,520	9/1999	Mallick			
<i>AL</i>	5,568,646	10/1996	Jaggat			
<i>AL</i>	5,758,115	5/1998	Nevill			
<i>AL</i>	5,367,685	11/1994	Gosling			

FOREIGN PATENT DOCUMENTS

DOCUMENT	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION YES NO

OTHER DOCUMENTS (including Author, Title, Date, Pertinent pages, etc.)

<i>id</i>	IBM Technical Disclosure Bulletin, March 1988, pp308-309, "System/370 Emulator Assist Processor For a Reduced Instruction Set Computer".
<i>AL</i>	IBM Technical Disclosure Bulletin, July 1986, pp548-549, "Full Function Series/1 Instruction Set Emulator".
<i>id</i>	IBM Technical Disclosure Bulletin, March 1994, pp605-606, "Real-Time CISC Architecture HW Emulator On A RISC Processor".
<i>AL</i>	IBM Technical Disclosure Bulletin, March 1998, p272, "Performance Improvement Using An EMULATION Control Block".
<i>id</i>	IBM Technical Disclosure Bulletin, January 1995, pp537-540, "Fast Instruction Decode For Code Emulation on Reduced Instruction Set Computer/Cycles Systems".
<i>AL</i>	IBM Technical Disclosure Bulletin, February 1993, pp231-234, "High Performance Dual Architecture Processor".
<i>id</i>	IBM Technical Disclosure Bulletin, August 1989, pp40-43, "System/370 I/O Channel Program Channel Command Word Prefetch".
<i>AL</i>	IBM Technical Disclosure Bulletin, June 1985, pp305-306, "Fully Microcode-Controlled Emulation Architecture".
<i>id</i>	IBM Technical Disclosure Bulletin, March 1972, pp3074-3076, "Op Code and Status Handling For Emulation".
<i>id</i>	IBM Technical Disclosure Bulletin, August 1982, pp954-956, "On-Chip Microcoding of a Microprocessor With Most Frequently Used Instructions of Large System and Primitives Suitable for Coding Remaining Instructions".

*Examiner

Denise A. Li

Date Considered

1-7-05

Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to application.

INFORMATION DISCLOSURE
CITATION

ATTY. DOCKET NO.

SERIAL NO.

550-242

09/887,559

APPLICANT

NEVILL et al.

FILING DATE

TC/A.U.

June 25, 2001

2183



(several sheets if necessary)

<i>[Signature]</i>	IBM Technical Disclosure Bulletin, April 1983, pp5576-5577, "Emulation Instruction"
<i>[Signature]</i>	ARM System Architecture by S Furber.
<i>[Signature]</i>	Computer Architecture: A Quantitative Approach by Hennessy and Patterson; and the book The Java Virtual Machine Specification by Tim Lindholm and Frank Yellin 1st and 2nd Editions.
<i>[Signature]</i>	The Java Virtual Machine Specification, Tim Lindholm.

*Examiner

[Signature]

Date Considered

1-7-05

Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to application.